Targetting strange CPU architecture

6 msg	FW: Errors issued while building GCC
1 msg	Re: Compiler fails to find header files.
8 msg	Some strict aliasing related fun
3 msg	Compiler isn't finding system header files
2 msg	WG: [gnu.org #342187] licensing and copyright
69 msg	reduce compilation times?
1 msg	Re: gcc 4.2.2, libgomp under cygwin
9 msg	Installation Problem
2 msg	Inheritance problem
4 msg	public method hidden by protected one
3 msg	Issue with apache compilation : memmove & b...
2 msg	compiling fortran support in 4.2.2 on solaris
1 msg	build fails using gcc-4.2.1 (5531) on OSX 10.4....
2 msg	collect2: ld terminated with signal 11 [Segment...
1 msg	gcc - multilib - and specs files.
6 msg	Measuring short times
5 msg	GCC Problem, 32-bit vs. 64-bit?
5 msg	How do I use GNAT to develop an OS kernel?

Targetting strange CPU architecture
\ Mark B (22 Nov 2007)
. \ Ian Lance Taylor (28 Nov 2007)

5 msg	error installing previous gcc version

Subject:	Targetting strange CPU architecture
Group:	Gcc-help
From:	Mark B
Date:	22 Nov 2007

I have a virtual CPU architecture set up that is rather strange. It
has similar commands to the x86 architecture, but every registry
memory location is 1 'byte' each byte is really a 32 bit floating
point number. So if you go

mov [345], 1
mov [346], 2e99

this moves the floating point number 1.0 into memory location 345, and
floating point number 2e99 into memory location 346, even though these
are 32 bit floats and each address is only 1 'byte'. Get it? I was
wondering if it would be possible to write a gcc backend for this kind
of cpu. I was under the impression that the backend had to have RTLs
for at least mov instructions for QImode and SFmode... is it possible
to have everything run in a single mode that is floating point?

Thanks,

Mark